

1/23

FIG. 1




FIG. 2




FIG. 3

The diagram illustrates a Scalable Manarray architecture with four parallel processing elements (PE0, PE1, PE2, PE3). Each PE consists of:

- SP 32b DATA MEMORY** (121, 123, 123', 123'')
- PE 32b DATA MEMORY** (123, 123', 123'')
- SP LOCAL MEM. & DATA BUS INTERFACE, SPRs, AND EVENTPOINTS** (125, 157, 157', 157'')
- PE CONFIG. REGISTER FILE** (127, 151, 153, 155)
- Processing Unit** (109, 107, 107', 107'') containing:
 - STORE**, **LOAD**, **ALU**, **MAU**, **DSU**
 - INSTR. DECODE & iVLIW CONTROL**
 - Registers**: S, L, A, M, D
- I-FETCH-Xpand UNIT** (103) for PC, BRANCH, EPLOOP, INTERRUPTS, MEMORY CONTROL
- SP 8-BIT INSTRUCTION MEMORY** (105)

The architecture is connected to a **64-256 SCALABLE MANARRAY DATA BUS** (183) via a **DMA** (181) and **MCB** (191). A **Bcast DATA BUS 32-BIT/64-BIT** (100) is connected to the **SP/PE0** (101) and the **PEs**. An **INSTRUCTION BUS** (102) is connected to the **INSTR. DECODE & iVLIW CONTROL** units. A **C-BIT** (107) is also shown. The **PEs** are labeled **PE0 (PE00)**, **PE1 (PE01)**, **PE2 (PE10)**, and **PE3 (PE11)**, each with a **VIM Mx149**.

FIG. 4A




FIG. 4B




FIG. 5A





FIG. 5B



32-bit Encoding

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GROUPS		S/P		UNIT		MAUpocode						Rt		Rx		Ry		CE3						SumpExt							
												Rte		0		0		Rxe		0		Rve		0							

500

SE bit Encoding

SLAMDunk 40-bit Encoding Example


[illegible]

32-bit Mapping to SLAMDunk 40-bit Encoding Example

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GROUP		S/P	UNIT	0	MAUopcode										0	0	0	0	0	Rt	0	0	0	0	Rx	0	0	0	0	Ry				CE3			0	SumpExt	
															0	0	0	0	0	Rte	0	0	0	0	Rxe	0	0	0	0	Rve	0							0	


8/23

FIG. 7A




9/23

FIG. 7B




10/23

FIG. 8A



11/23

FIG. 8B



12/23

FIG. 9A




FIG. 9B




FIG. 10A




FIG. 10B




FIG. 11A




FIG. 11B




FIG. 11C




FIG. 13





FIG. 14



19/23

FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19

